METHOD AND DEVICE FOR LOWERING THE IMPEDANCE OF A TRANSISTOR

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130257492A1
SERIAL NO

13908585

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and circuit for lowering impedance of a transistor bridge having two pairs of cooperating transistors, comprising receiving a pair of DC input signals which enable activation of one of the pairs of transistors, the activation providing a path for the DC input signals through the two activated transistors, the pair of DC input signals having voltages differing from each other by a first amount; and applying a second pair of DC signals each to a different gate of the two activated transistors, the second pair of DC signals having voltages differing from each other by a second amount that is greater than the first amount, wherein as a result of the second amount being greater than the first amount, impedances of the two activated transistors are lower as compared to if the pair of DC input signals were used in substitution for the second pair of signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
THE FLEWELLING FORD FAMILY TRUST7 REDFERN PLACE BEACONSFIELD QUEBEC H9W 4M7

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
FORD, TIMOTHY DF Beaconsfield, CA 43 295
MOFFETT, BERNARD Pointe-Aux-Trembles, CA 2 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation