METHOD FOR ACCESSING MEMORY DEVICES PRIOR TO BUS TRAINING

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140089573A1
SERIAL NO

13625673

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments of the invention describe apparatuses, systems and methods for enabling memory device access prior to bus training, thereby enabling firmware image storage in non-flash nonvolatile memory, such as DDR DRAM. The increasing size of firmware images, such as BIOS, MRC, and ME firmware, makes current non-volatile storage solutions, such as SPI flash memory, impractical; executing BIOS code in flash is slow, and having a separate non-volatile memory device increases device costs. Furthermore, solutions such as Cache-as-RAM, which are utilized for running the pre-memory BIOS code, are limited by the cache size that is not scalable to the increasing complexity of BIOS code.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bains, Kuljit S Olympia, US 217 4691
Khanna, Rahul Portland, US 126 1423
Nallusamy, Eswaramoorthi Puyallup, US 19 118
Sakthikumar, Palsamy Puyallup, US 29 442

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation