MAXIMUM FREQUENCY AND MINIMUM VOLTAGE DISCOVERY
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Apr 24, 2014
app pub date -
Oct 24, 2012
filing date -
Oct 24, 2012
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Selection of a minimum voltage and/or maximum clock frequency in an integrated circuit is described. Selection of the minimum voltage and/or maximum clock frequency is accomplished by generating a timing error prediction signal and a timing error detection signal in a timing error module that is placed in a critical path in the integrated circuit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully