Twin MONOS Array for High Speed Application

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14158971

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A stitch area configuration for word gates and control gates of a twin MONOS metal bit array comprises control gates on sidewalls of the word gates wherein the word gates and control gates run in parallel. Control gate poly contacts contact each of the control gates aligned in a row at the stitch area perpendicular to the control gates. Two word gate poly contacts at the stitch area contact alternating word gates. Also provided are bit lines, word line and control gate decoders and drivers, a bit line decoder, a bit line control circuit, and a chip controller to control the memory array. The invention also provides twin MONOS metal bit array operations comprising several control gates driven by one control gate driver circuit and one word gate driven by one word gate driver circuit, as well as erase inhibit and block erase.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HALO LSI INCHILLSBORO OR

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baba, Yoshitaka Beaverton, US 46 225
Ogura, Nori Hillsboro, US 30 183
Ogura, Tomoko Hillsboro, US 54 1043
Park, Ki-Tae Hwaesung, KR 115 2579
Satoh, Kimihiro Portland, US 71 1932

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation