SYSTEM AND METHOD FOR DETERMINATION OF LATENCY TOLERANCE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140181334A1
SERIAL NO

13726481

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Particular embodiments described herein can offer a method that includes receiving first link state information associated with a first device, determining, by a processor, an upward latency tolerance based, at least in part, on the first link state information, and providing the upward latency tolerance to a power management controller.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cooper, Barnes Tigard, US 119 3048
Jeyaseelan, Jaya L Cupertino, US 31 535
Songer, Neil Santa Clara, US 17 193
Walsh, Jim Santa Clara, US 22 688

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation