SCALABLE MEMORY SYSTEM

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140195715A1
SERIAL NO

14172946

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory system architecture has serially connected memory devices. The memory system is scalable to include any number of memory devices without any performance degradation or complex redesign. Each memory device has a serial input/output interface for communicating between other memory devices and a memory controller. The memory controller issues commands in at least one bitstream, where the bitstream follows a modular command protocol. The command includes an operation code with optional address information and a device address, so that only the addressed memory device acts upon the command. Separate data output strobe and command input strobe signals are provided in parallel with each output data stream and input command data stream, respectively, for identifying the type of data and the length of the data. The modular command protocol is used for executing concurrent operations in each memory device to further improve performance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC11 HINES RD SUITE 203 OTTAWA ONTARIO K2K2X1

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
KIM, Jin-Ki Ottawa, CA 226 5806
OH, HakJune Kanata, CA 104 1845
PRZYBYLSKI, Steven Ann Arbor, US 9 356
PYEON, Hong Beom Kanata, CA 161 2697

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation