Vertical Doping and Capacitive Balancing for Power Semiconductor Devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140273374A1
SERIAL NO

13842694

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Vertical doping in power semiconductor devices and methods for making such dopant profiles are described. The methods include providing a semiconductor substrate, providing an epitaxial layer on the substrate, the epitaxial layer comprising a bottom portion containing a first conductivity type dopant in a substantially constant, first concentration throughout the bottom portion; and an upper portion containing a first conductivity type dopant having a second concentration lower than the first concentration; providing a trench in the epitaxial layer; forming a transistor structure in the trench; and forming a well region in the upper part of the epitaxial layer adjacent the trench, the well region containing a second conductivity type dopant that is opposite the first conductivity type. Other embodiments are described.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FAIRCHILD SEMICONDUCTOR CORPORATION5005 E MCDOWELL ROAD MAILDROP A700 PHOENIX AS 85008

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Deb, Roy Sukhendu Pune, IN 1 4
Sapp, Steven Felton, US 48 1536
Stokes, Richard Shavertown, US 18 624
Yedinak, Joseph Mountain Top, US 6 186

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation