INSTRUCTION EMULATION PROCESSORS, METHODS, AND SYSTEMS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140281398A1
SERIAL NO

13844873

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A processor of an aspect includes decode logic to receive a first instruction and to determine that the first instruction is to be emulated. The processor also includes emulation mode aware post-decode instruction processor logic coupled with the decode logic. The emulation mode aware post-decode instruction processor logic is to process one or more control signals decoded from an instruction. The instruction is one of a set of one or more instructions used to emulate the first instruction. The one or more control signals are to be processed differently by the emulation mode aware post-decode instruction processor logic when in an emulation mode than when not in the emulation mode. Other apparatus are also disclosed as well as methods and systems.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dixon, Martin G Portland, US 135 1468
RASH, WILLIAM C Saratoga, US 10 66
Santiago, Yazmin A Beaverton, US 9 36

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation