ASYNCHRONOUS BRIDGE CHIP
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Feb 14, 2014
filing date -
Mar 26, 2013
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A memory device multi-chip package containing conventional parallel bus flash memory dies interfacing to an external parallel bus having the same format and protocol. A bridge chip within the memory device interfaces internally over one or more internal parallel bus interfaces to the flash dies within the package. The bridge chip presents a single load on the external bus interface so that several memory device multi-chip packages (MCPs) can be connected to a controller, thereby increasing the number of flash dies supported by a single controller channel operating at full performance.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully