CONTROLLER

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140355351A1
SERIAL NO

14189913

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A controller for a memory device having a bit line, a source line, and a plurality of strings of memory cell transistors connected between the bit line and the source line, is configured to update first and second values for each string when read and write operations are carried out on the strings, the first value for a first string being updated when a read or write operation is carried out on a memory cell transistor of the first string and the second value being updated when a read or write operation is carried out on a memory cell transistor of a second string that is different from the first string.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAMINATO-KU TOKYO 105-8001

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
SHIRAKAWA, Masanobu Kanagawa, JP 261 1674
UNNO, Masaki Kanagawa, JP 8 47

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation