METHOD AND SYSTEM FOR REAL TIME INSPECTION OF A SILICON WAFER

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150069247A1
SERIAL NO

14394616

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There is provided a method and system for real time inspection of a silicon wafer. The method includes using an infrared plane polariscope to obtain an image of a bonded interface of the silicon wafer, the image showing stress patterns; and assessment of the stress patterns. The stress patterns in a form of at least one butterfly pattern indicates a presence of at least one of: at least one trapped particle, trapped gases and at least one de-bonding region. No computer/algorithm processing is carried out to locate defects/de-bondings at the bonded interface. Furthermore, the stress fields being generated can be used to approximate the size of the de-bonding region/trapped particle. The system employs the infrared plane polariscope to obtain an image of a bonded interface of the silicon wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NANYANG TECHNOLOGICAL UNIVERSITYSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Asundi, Anand Krishna Singapore, SG 8 67
Ng, Chi Seng Singapore, SG 2 23

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation