SELECTIVE PASSIVATION OF VIAS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150076695A1
SERIAL NO

14027556

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming an integrated circuit structure includes forming a cap layer above a first ILD layer of a first metal level, the first ILD layer includes a recess filled with a first conductive material to form a first interconnect structure. Next, a second ILD layer is formed above the cap layer and a via is formed within the second ILD layer as a second interconnect structure of a second metal level. The via is aligned with the first interconnect structure. Subsequently, a portion of the cap layer is removed to extend the via to expose a top portion of the first conductive material then a passivation cap is selectively formed at a bottom portion of the via in the second ILD layer and the passivation cap contacting the top portion of the first conductive material. The passivation cap includes a metal alloy to form an interface between the bottom portion of the via and the first conductive material.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS INC750 CANYON DRIVE SUITE 300 COPPELL TX 75019

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Tien-Jen Bedford, US 38 306
Clevenger, Lawrence A LaGrangeville, US 715 4465
Kane, Terence L Wappingers Falls, US 26 94
Radens, Carl J LaGrangeville, US 271 4980
Simon, Andrew H Fishkill, US 104 1612
Wang, Yun-Yu Poughquag, US 93 725
Xu, Yiheng Hopewell Junction, US 53 340
Zhang, John Albany, US 92 1675

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation