METHOD OF DESIGNING INPUT/OUTPUT CIRCUIT

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150082266A1
SERIAL NO

14200485

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to one embodiment, a method of designing an input/output circuit which includes input/output cells of a semiconductor device is provided. The method uses a computer which has a schematic generating unit and a layout generating unit. By the schematic generating unit, a symbol of one input/output cell is arranged on a schematic diagram so as to generate schematic data. The symbol has pins including a through pin, a power pin and information indicating power rails. The symbol is capable of being set so as to connect the through pin of the symbol to a pin of a symbol of another input/output cell or to the power pin of the symbol of the one input/output cell itself selectively. After generating the schematic data, the connection is set. Further, layout data is generated by the layout generating unit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBATOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
MIZUTA, Yumiko Kanagawa-ken, JP 2 1

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation