System for designing network on chip interconnect arrangements

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9202002
APP PUB NO 20150106778A1
SERIAL NO

14511014

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system for designing Network-on-Chip interconnect arrangements includes a Network-on-Chip backbone with a plurality of backbone ports and a set of functional clusters of aggregated IPs providing respective sets of System-on-Chip functions. The functional clusters include respective sub-networks attachable to any of the backbone ports and to any other functional cluster in the set of functional clusters independently of the source map of the Network-on-Chip backbone.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS INTERNATIONAL N VCHEMIN DU CHAMP-DES-FILLES 39 PLAN-LES-OUATES GENEVA 1228

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mangano, Daniele San Gregorio di Catania, IT 67 412
Urzi, Ignazio Antonino Voreppe, FR 21 183

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jun 1, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00