ONE TIME PROGRAMMABLE AND MULTI-LEVEL, TWO-TERMINAL MEMORY CELL
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Nov 13, 2013
filing date -
Nov 13, 2013
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Providing for one time programmable, multi-level cell two-terminal memory is described herein. In some embodiments, the one time programmable, multi-level cell memory can have a 1 diode 1 resistor configuration, per memory cell. A memory cell according to one or more disclosed embodiments can be programmed to one of a set of multiple logical bits, and can be configured to mitigate or avoid erasure. Accordingly, the memory cell can be employed as a single program, non-erasable memory. Expressed differently, the memory cell can be referred to as a write once read many (WORM) category of memory.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully