TECHNIQUES FOR ION IMPLANTATION OF NARROW SEMICONDUCTOR STRUCTURES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150214339A1
SERIAL NO

14163739

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method to process a semiconductor device includes performing a first ion implant comprising first ions into a thin crystalline semiconductor structure, the first ion dose amorphizing a first region of the thin crystalline semiconductor structure; performing a second ion implant comprising dopant ions of a dopant species into at least the first region of the thin crystalline semiconductor structure; and performing at least one anneal of the semiconductor device after the first implant, wherein after the first and second implant and the at least one anneal, the thin crystalline semiconductor structure forms a mono-crystalline region without defects.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES INC35 DORY ROAD GLOUCESTER MA 01930

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
RAO, KALIPATNAM VIVEK Grafton, US 23 1371
WAITE, ANDREW M Beverly, US 23 650

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation