HIGH-BANDWIDTH DRAM USING INTERPOSER AND STACKING

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150221614A1
SERIAL NO

14615317

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments of the present disclosure provide a packaging arrangement that comprises an interposer and a system on chip (SoC) die disposed on the interposer. The packaging arrangement also comprises a plurality of memory dies stacked on one another to provide a stack of memory dies. A bottom memory die of the stack of memory dies is disposed on the substrate adjacent to the SoC die. Each memory die includes input/output (I/O) pads, wherein the I/O pads of a corresponding memory die are located on only one side of the corresponding memory die. The plurality of memory dies is stacked on one another such that all of the I/O pads are arranged along a same side of the stack of memory dies. The plurality of memory dies is also stacked such that all the I/O pads are exposed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MARVELL WORLD TRADE LTDST MICHAEL 14027

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sutardja, Sehat Los Altos Hills, US 537 5589

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation