SEMICONDUCTOR DEVICE HAVING PLURAL MEMORY UNITS AND TEST METHOD THEREFOR

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150226784A1
SERIAL NO

14429757

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed herein is a semiconductor device that includes a semiconductor chip. The semiconductor chip includes a plurality of memory units each including a plurality of memory cells. The semiconductor chip further includes a plurality of pad groups each coupled to a corresponding one of the memory units and each including a plurality of pads, and a plurality of test pads each coupled in common to the memory units. In a normal operation mode, the test pads are free from signals and the pads of each of the pad groups are supplied with signals such that normal operations are performed respectively on the memory units. In a test operation mode, the test pads are supplied with test signals and the pads of each of the pad groups are free from signals such that test operations are performed respectively on the memory units.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PS4 LUXCO S A R L208 VAL DES BONS MALADES LUXEMBOURG L-2121

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hatakeyama, Atsushi Tokyo, JP 105 2965

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation