CHIP PACKAGE STRUCTURE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150249068A1
SERIAL NO

14613593

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In one embodiment, a chip package structure can include: (i) a substrate; (ii) a top chip including a plurality of vias arranged through the top chip to form electrical connections between an active surface of the top chip and a back surface of the top chip; (iii) a redistribution layer arranged on the back surface of the top chip; and (iv) a plurality of wire bonds that form electrical connections between the substrate and electrodes on the redistribution layer on the back surface of the top chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD20F SILERGY MANSION NO 6 LIANHUI STREET BINJIANG DISTRICT HANGZHOU ZHEJIANG PROVINCE 310051

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ye, Jiaming Hangzhou, CN 19 75

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation