DIE-TO-DIE BONDING AND ASSOCIATED PACKAGE CONFIGURATIONS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150255411A1
SERIAL NO

14198509

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments of the present disclosure are directed towards die-to-die bonding and associated integrated circuit (IC) package configurations. In one embodiment, a package assembly includes a package substrate having a solder resist layer disposed on a first side and a second side disposed opposite to the first side, a first die mounted on the first side and having an active side that is electrically coupled with the package substrate by one or more first die-level interconnects and a second die bonded with the active side of the first die using one or more second die-level interconnects, wherein at least a portion of the second die is disposed in a cavity that extends into the solder resist layer. Other embodiments may be described and/or claimed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alur, Amruthavalli P Tempe, US 21 71
Karhade, Omkar G Chandler, US 76 522
Mahajan, Ravindranath V Chandler, US 71 724
Mallik, Debendra Chandler, US 178 2179

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation