Utilization-aware low-overhead link-width modulation for power reduction in interconnects
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 10, 2016
Grant Date -
Sep 24, 2015
app pub date -
Jun 6, 2015
filing date -
Jun 28, 2012
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Methods and apparatus relating to low-overhead utilization-aware link-width modulation to reduce power consumption in interconnects are described. In one embodiment, link width modulation logic adjusts the width of an interconnect link. More particularly, the link width modulation logic causes the interconnect link to transition from a first width to a second width based on comparison of a utilization value associated with the interconnect link against at least one of a plurality of utilization threshold values. Other embodiments are also disclosed and claimed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully