Ultra Low Power Transistor for 40nm Processes

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150270367A1
SERIAL NO

14560504

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods of fabricating ultra-low power transistors are described using advanced technology nodes (e.g. 40 nm or less). In an embodiment, by optimizing a MOSFET to a different point, i.e. for low junction off (or leakage) current rather than speed/on current, a MOSFET can be produced which still meets the HCl reliability specification but has significantly reduced power consumption when off, e.g. half to one third of the standard off current. At this new optimisation point, the LDD dose is reduced to a level (e.g. 10-20% of the standard LDD dose) such that if it is reduced further, the device will no longer pass the HCl reliability specification. This is in contrast to standard MOSFETs which are optimized for speed/on current and have an LDD dose which, if increased further, would cause the device to no longer pass the HCl reliability specification.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM TECHNOLOGIES INTERNATIONAL LTDCHURCHILL HOUSE CAMBRIDGE BUSINESS PARK COWLEY ROAD CAMBRIDGE CB4 0WZ

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Herberholz, Rainer Cambridge, GB 29 181
Verity, Dave Cambridge, GB 1 1
Vigar, David Cambridge, GB 14 116

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation