CLOCK TO OUT PATH OPTIMIZATION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160026745A1
SERIAL NO

14339164

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A place and route technique is provided for a programmable logic device to optimize a delay difference between a clock to out path and a clock out path.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LATTICE SEMICONDUCTOR CORPORATION5555 NE MOORE CT HILLSBORO OR 97124

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sun, Richard Los Gatos, US 6 9
Yi, Yanhua Cupertino, US 9 24
Zhao, Jun Fremont, US 511 11937

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation