SEMICONDUCTOR ELEMENT SUBSTRATE, AND METHOD FOR PRODUCING SAME

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160148875A1
SERIAL NO

14906006

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A diffusion time when forming an isolation region is shortened without deteriorating strength against wafer cracks. A plurality of circular holes 4a and 4b are respectively provided side by side on both surfaces of the wafer discontinuously and intermittently along a scribe line SL between semiconductor devices which are adjacent to each other, and isolation diffusion layers 5a and 5b in a single conductivity type (here, P-type) used for element isolation are respectively formed around the plurality of circular holes 4a and 4b so as to reach a center portion in a depth direction from the both surfaces of the wafer and to be at least partially overlapped with each other between adjacent holes and between upper and lower bottom surfaces.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHARP KABUSHIKI KAISHASAKAI CITY OSAKA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
KAWAKAMI, Tomomi Osaka-shi, JP 1 1
OKAMOTO, Tomoaki Osaka-shi, JP 1 1
YANAGI, Masahiko Osaka-shi, JP 7 45

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation