VARIABLE RESISTANCE MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160268343A1
SERIAL NO

14847520

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A resistance variable memory has a memory cell area, a plurality of first wires arranged at intervals in a first direction in the memory cell area and arranged at intervals in a laminating direction, a plurality of second wires arranged at intervals in a second direction in the memory cell area and alternatively arranged with the first wires in a laminating direction, memory cells arranged at each crossing point between the first wire and the second wire in the memory cell area and include variable resistance elements, a first wire interconnecting area arranged separately from the memory cell area and in which conductive layers electrically conducting with the plurality of first wires are arranged, and a second wire interconnecting area arranged separately from the memory cell area and the first wire interconnecting area and in which conductive layers electrically conducting with the plurality of second wires are arranged.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAMINATO-KU TOKYO 105-0023

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
SUGIMAE, Kikuko Kuwana, JP 101 911

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation