Semiconductor device comprising successive approximation register analog to digital converter with variable sampling capacitor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9722624
SERIAL NO

15074447

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device and operating method thereof are provided. The semiconductor device includes a mode controller configured to output a control signal of a first level in a first mode, and output a control signal of a second level that is different from the first level in a second mode that is different from the first mode; and a successive approximation register analog-to-digital converter (SAR ADC) configured to convert an analog input signal into a digital output signal using a plurality of variable sampling capacitors, wherein each of the plurality of variable sampling capacitors comprises a first sampling capacitor having a first capacitance, and a second sampling capacitor having a second capacitance, wherein, in the first mode, the SAR ADC is configured to receive the control signal of the first level and connect the first sampling capacitor and the second sampling capacitor to either of a first voltage and a second voltage that is different from the first voltage to convert the analog input signal into the digital output signal, and wherein, in the second mode, the SAR ADC is configured to receive the control signal of the second level and connect any one of the first sampling capacitor and the second sampling capacitor to either of the first voltage and the second voltage to convert the analog input signal into the digital output signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SAMSUNG ELECTRONICS CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cho, Thomas Byung-Hak Gyeonggi-do, KR 6 18
Lee, Jong-Woo Seoul, KR 70 295
Oh, Seung-Hyun Seoul, KR 20 68

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Feb 1, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Feb 1, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00