SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160322378A1
SERIAL NO

14843194

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to an embodiment, a semiconductor memory device comprises a substrate, a plurality of control gate electrodes, a semiconductor layer, a charge accumulation layer, and a contact. The plurality of control gate electrodes are stacked on the substrate. The semiconductor layer has one end thereof connected to the substrate, has as its longer direction a direction perpendicular to the substrate, and faces the plurality of control gate electrodes. The charge accumulation layer is positioned between the control gate electrode and the semiconductor layer. The contact has its lower end connected to the substrate, and is adjacent to the plurality of control gate electrodes via a first insulating layer. Moreover, a boundary of a first surface that faces a lower surface of the control gate electrode and a second surface that faces a lower surface of the first insulating layer, of an upper surface of the substrate is formed continuously.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA1-1 SHIBAURA 1-CHOME MINATO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
ITO, Takayuki Yokkaichi, JP 444 4976
OSHIMA, Yasunori Yokkaichi, JP 12 31

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation