Cache memory, error correction circuitry, and processor system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 10120750
APP PUB NO 20160378593A1
SERIAL NO

15262241

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A cache memory includes cache memory circuitry that is accessible per cache line and a redundant-code storage that stores one or more numbers of first redundant codes to be used for error correction of cache line data stored in the cache memory circuitry per cache line and one or more numbers of second redundant codes to be used for error detection of a part of the cache line data.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujita, Shinobu Tokyo, JP 110 1381
Ikegami, Kazutaka Kanagawa, JP 44 356
Noguchi, Hiroki Kanagawa, JP 138 1255
Takeda, Susumu Kanagawa, JP 47 412

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 May 6, 2026
11.5 Year Payment $7400.00 $3700.00 $1850.00 May 6, 2030
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00