Semiconductor Wafer Backside Metallization With Improved Backside Metal Adhesion

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15190038

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of fabricating a semiconductor structure includes: grinding a backside surface of a semiconductor substrate such that the backside surface has a relatively high average roughness (Ra) (when compared with a backside surface subjected to chemical mechanical polishing (CMP)), and then, forming a backside metal structure on the backside surface while the backside surface has the relatively high average roughness. The backside surface can have an average roughness in the range of about 5 to 100 nanometers (or alternately, in the range of about 20 to 40 nanometers) when the backside metal structure is formed. The backside metal structure may be electrically coupled to through silicon vias (TSVs), which supply ground to semiconductor devices fabricated on a front side of the semiconductor substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEWPORT FAB LLC DBA JAZZ SEMICONDUCTOR INC4321 JAMBOREE ROAD NEWPORT BEACH CA 92660

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Howard, David J Irvine, US 123 565
Jebory, Hadi Irvine, US 7 34
Racanelli, Marco Santa Ana, US 59 503

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation