Thyristor Memory Cell with Gate in Trench Adjacent the Thyristor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15197640

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A volatile memory array using vertical thyristors with gates, NMOS or PMOS, in trenches adjacent the thyristors is disclosed together with methods of fabricating the array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TC LAB INC777 FIRST STREET PBM #138 GILROY CA 95020

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Axelrad, Valery Woodside, US 40 245
Bateman, Bruce L Fremont, US 42 210
Cheng, Charlie Los Altos, US 41 189
Luan, Harry Saratoga, US 56 221

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation