DYNAMIC MANAGEMENT OF INACTIVITY TIMER DURING INTER-PROCESSOR COMMUNICATION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14751977

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus is described herein. The apparatus includes a first processor and a second processor. The first processor and the second processor communicate via an inter-processor communication link. The apparatus also includes a inactivity timer control module The inactivity timer control module is to manage a state of the communications link based on data traffic characteristics.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL IP CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Marque, Jean Plaisance du Touch, FR 1 5
Perraud, Eric Plaisance du Touch, FR 34 281

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation