SYSTEMS AND METHODS FOR PROVIDING LOW LATENCY READ PATH FOR NON-VOLATILE MEMORY

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20170017544A1
SERIAL NO

14963025

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Aspects of the disclosure relate to storage systems for providing low latency read access of a non-volatile memory. One such system includes a non-volatile memory (NVM) configured for read access via a primary data path, a syndrome checker disposed along the primary read data path and configured to check a codeword read from the NVM for errors, an error correction code circuitry disposed outside of the primary data path and, if the codeword is determined to contain an error, configured to determine a location of the error in the codeword, and a queue disposed along the primary read data path. The queue is configured to receive the codeword from the syndrome checker and output the codeword to a host. If the codeword is determined to contain the error, the queue corrects the error based on the determined location of the error from the error correction code circuitry.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
WESTERN DIGITAL TECHNOLOGIES INC5601 GREAT OAKS PARKWAY SAN JOSE CA 95119

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bandic, Zvonimir Z San Jose, US 110 1099
Gunnam, Kiran Kumar Milpitas, US 40 300
Qin, Minghai San Jose, US 81 277
Vucinic, Dejan San Jose, US 67 347

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation