SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20170077134A1
SERIAL NO

15071421

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor memory device according to an embodiment includes a laminated body. The laminated body is disposed above a semiconductor substrate. The laminated body includes a plurality of conductive layers and an interlayer insulating film. The interlayer insulating film is disposed between the plurality of conductive layers. A peripheral area of a semiconductor layer is surrounded by the laminated body. The semiconductor layer extends with a first direction as a longitudinal direction. A memory gate insulating film is disposed between the semiconductor layer and the laminated body. The memory gate insulating film includes a charge accumulation film. At least one of the interlayer insulating films disposed between the plurality of conductive layers include a first film and a second film. The first film has a first composition. The second film has a second composition different from the first composition.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA1-1 SHIBAURA 1-CHOME MINATO-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
TAGUCHI, Shinya Yokkaichi, JP 39 863

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation