REDUCING SHARED CACHE REQUESTS AND PREVENTING DUPLICATE ENTRIES
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Mar 30, 2017
app pub date -
Sep 26, 2016
filing date -
Sep 28, 2015
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
Techniques are described for reducing shared cache memory requests in a multi-threaded microprocessor-based system. One method includes receiving a request for data from a thread, identifying that the request correlates with a pending request associated with a different thread, combining the request with the pending request based on the identifying, and receiving the data after the combining, the receiving being based on the pending request. In some examples, the request may be associated with an address of a cache line in a cache memory.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully