Secure electronic chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 10691840
APP PUB NO 20170116439A1
SERIAL NO

15137789

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A secure electronic chip including a plurality of biased semiconductor wells and a well biasing current detection circuit. Each of the wells includes a transistor and a bias contact electrically isolated from the transistor. The detection circuit is electrically coupled to each bias contact and is configured to detect a bias current passing through the bias contact that is indicative of an attempt to tamper with the electronic chip.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS (ROUSSET) SASROUSSET

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Borrel, Nicolas Martigues, FR 16 30
Champeix, Clement Aix-en-Provence, FR 7 12
Dutertre, Jean-Max Bouc Bel Air, FR 3 7
Fort, Jimmy Puyloubier, FR 58 372
Sarafianos, Alexandre Trets, FR 38 143

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Dec 23, 2027
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 23, 2031
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00