SUBSTRATE ARRAY FOR PACKAGING INTEGRATED CIRCUITS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15256573

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for packaging integrated circuits includes providing a substrate array having (i) multiple individual substrates, each of which has bottom contact pads and corresponding conductive traces and (ii) plating busses located between adjoining ones of the substrates and electrically connected to the bottom contact pads by way of the traces. The method further includes (i) forming slots in the substrate array by removing portions of the plating busses connected to the traces while leaving corner attachment zones connecting adjacent individual substrates, (ii) attaching and electrically connecting dies to the substrates, (iii) encapsulating the dies, (iv) electrically and functionally testing the assemblies, and then, after the testing, (v) singulating the assemblies, which yields individual IC devices corresponding to the individual substrates.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NXP USA INC6501 WILLIAM CANNON DRIVE WEST AUSTIN TX 78735

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
BAI, ZHIGANG Tianjin, CN 171 5502
NIU, JIYONG Tianjin, CN 3 16
WANG, ZHIJIE Tianjin, CN 109 349

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation