Reduced Dissipation Switch FET Gate Biasing
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Oct 10, 2016
filing date -
Oct 14, 2015
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Systems, methods, and apparatus for biasing transistors of a transistor stack are described. Such biasing can provide reduced RF power dissipation in a corresponding biasing circuit, improved safe low-frequency operation of the transistor stack while maintain a desired switching speed of the transistor stack. Such transistor stack can be used either in a shunted configuration or in a series configuration with the same benefit of reduction in dissipated RF power. Various RF switch configurations using such transistor stacks are also described.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully