Multi-CPU Device with Tracking of Cache-Line Owner CPU

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

15697466

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A processing apparatus includes multiple Central Processing Units (CPUs) and a coherence fabric. Respective ones of the CPUs include respective local cache memories and are configured to perform memory transactions that exchange cache-lines among the local cache memories and a main memory that is shared by the multiple CPUs. The coherence fabric is configured to identify and record in a centralized data structure, per cache-line, an identity of at most a single cache-line-owner CPU among the subset of CPUs that is responsible to commit the cache-line to the main memory; and to serve at least a memory transaction from among the memory transactions, which pertains to a given cache-line among the cache-lines, based on the identity of the cache-line-owner CPU of the cache-line, as recorded in the centralized data structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MARVELL WORLD TRADE LTDST MICHAEL

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Raz, Moshe Pardesiya, IL 15 67

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation