DE-INTERLEAVING CIRCUIT AND DE-INTERLEAVING METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20180077447A1
SERIAL NO

15695345

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A de-interleaving circuit that performs a time de-interleaving process on an interleaved block of an interleave signal includes: an input buffer, buffering multiple information units included in a time interleaved block; a writing address generator, generating multiple writing addresses according to a predetermined rule to write the information units buffered in the input buffer to a memory; a reading address generator, generating multiple reading addresses according to the predetermined rule to read the information units from the memory; and an output buffer, buffering the information units read from the memory. The information units are stored in multiple tiles of the memory. The tiles correspond to multiple regions of the time interleaved block, the multiple regions include a first region and a second region, and the dimensions of each tile in the first region are different from the dimensions of each tile in the second region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MSTAR SEMICONDUCTOR INC4F-1 NO 26 TAI-YUAN ST CHU PEI HSINCHU HSIEN 302

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
WANG, CHUN-CHIEH Hsinchu County, TW 235 1026

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation