CLOCK SIGNAL GENERATION CIRCUIT
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
May 4, 2023
app pub date -
Oct 18, 2022
filing date -
Oct 29, 2021
priority date (Note) -
Published
status (Latency Note)
Importance
Abstract
The present invention provides a clock signal generation circuit including a global PLL and a plurality of local PLLs. In the operation of the clock signal generation circuit, the global PLL is configured to receives a reference clock signal to generate a synchronization clock signal, and the plurality of local PLLs receive the synchronization clock signal to generate a plurality of clock signals, respectively, and the plurality of clock signals are used to generate a plurality of output clock signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully