Constant VDS1 Bias Control for Stacked Transistor Configuration

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20240322760A1
SERIAL NO

18406724

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are presented, where the amplifier can have a varying supply voltage. According to one aspect, the gate of the input transistor of the amplifier is biased with a fixed voltage whereas the gates of the other transistors of the amplifier are biased with variable voltages that are linear functions of the varying supply voltage. According to another aspect, the linear functions are such that the variable voltages coincide with the fixed voltage at a value of the varying supply voltage for which the input transistor is at the edge of triode. According to another aspect, biasing of the stacked transistors is such that, while the supply voltage varies, the drain-to-source voltage of the input transistor is maintained to a fixed value whereas the drain-to-source voltages of all other transistors are equal to one another.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PSEMI CORPORATION9369 CARROLL PARK DRIVE SAN DIEGO CA 92121

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dykstra, Jeffrey A Woodstock, US 37 1318
Murphy, Christopher C Lake Zurich, US 36 333
Ranta, Tero Tapio San Diego, US 114 1692

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation