ADAPTIVE ANALOG PARTIAL SUM ACCUMULATION TECHNOLOGY FOR ENERGY-EFFICIENT COMPUTE-IN-MEMORY

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20240396568A1
SERIAL NO

18792714

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems, apparatuses and methods may provide for technology including a digital to analog conversion (DAC) stage to generate analog input activation signals, a multiply-accumulate (MAC) computation stage coupled to the DAC stage, the MAC computation stage to generate output activation results based on the analog input activation signals and multi-bit weight data stored in the MAC computation stage, an analog integration stage coupled to the MAC computation stage, the analog integration stage to conduct partial sum accumulations on the output activation results, and analog to digital conversion (ADC) stage coupled to the analog integration stage, the ADC stage to generate digital computation results based on an output of the analog integration stage, and a controller to vary a number of cycles in the partial sum accumulations based on an overflow condition associated with one or more of the output activation results or the output of the analog integration stage.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Carlton, Brent Portland, US 21 37
Dorrance, Richard Hillsboro, US 32 133
Liu, Renzhi Portland, US 29 12
Wang, Hechen Portland, US 23 16

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation