MEMORY AND OPERATION METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250095769A1
SERIAL NO

18970723

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory includes: first to Nth register circuits each suitable for receiving and storing a failure address transferred from a memory controller when a corresponding selection signal of first to Nth selection signals is activated, where N is an integer equal to or greater than 2; first to Nth resource latch circuits suitable for storing first to Nth resource signals indicating availability of the first to Nth register circuits, respectively; and a priority selection circuit suitable for activating, when two or more of the first to Nth resource signals are activated, one of selection signals respectively corresponding to the activated resource signals among the first to Nth selection signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SK HYNIX INCICHEON-SI GYEONGGI-DO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
KIM, Seung Chan Gyeonggi-do, KR 9 10
LEE, Keon Ho Gyeonggi-do, KR 6 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation