Reduced Power Media Access Control Processor Design

Number of patents in Portfolio can not be more than 2000

United States of America

APP PUB NO 20250119239A1
SERIAL NO

18400706

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and techniques for forward error correction decode processing power reduction are described herein. A capacity of a network slice is determined for a user network interface (UNI) based on a subset of forward error correction (FEC) codewords to be decoded by the media access control processor. A number of decoder cores is calculated to decode the capacity of the network slice. A utilization value is determined for a decoder core. A decoder utilization value is calculated for the decoder cores using the utilization value a number of decoding iterations. A non-decoding media access control processor utilization value is obtained for the network slice. A geometry is calculated for the media access control processor using the number of decoder cores, the decoder utilization value, and the non-decoding media access control processor utilization value. A media access control processor manufacturing specification data is generated based on the calculated geometry.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CALIX INC1035 N MCDOWELL BOULEVARD PETALUMA CA 94954

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bernard, Christopher Thomas Wayzata, US 10 59
Notch, Scott San Jose, US 3 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation