Method and circuit for detecting errors in digital signals

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4264972
SERIAL NO

06041405

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A digital signal constituted by a stream of bits is so encoded that its running digital sum (RDS) is confined to a range defined by predetermined lower and upper permissible limits, i.e., absent transmission error. Instead of using a forwards-backwards digital counter to monitor the RDS, with its associated expense and relatively high power consumption when high transmission rates are involved, use is made of an analog integrator which integrates the digital signal to be monitored and generates an analog RDS signal. A digit-error signal is generated when the analog RDS signal attempts to exceed a predetermined analog value corresponding to the upper permissible limit of the RDS or to fall below a predetermined analog value corresponding to the lower permissible limit of the RDS. When the analog RDS signal makes such an attempt it is positively limited to an analog value corresponding to the affected one of the lower and upper permissible values of the RDS and for so long as such attempt continues, this constituting an advantageous way of terminating the response of the error-detecting system to the detected digit error.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TE KA DE FELTEN & GUILLEAUME FERNMELDEANLAGEN GMBH

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Drullmann, Rainer Nuremberg, DE 1 5
Fruhauf, Waldemar Nuremberg, DE 4 63

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation