Driver circuit for use in an output buffer
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 22, 1981
Grant Date -
N/A
app pub date -
May 21, 1979
filing date -
May 21, 1979
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A high speed, low power clocked driver circuit is provided. DC paths from voltage V.sub.DD to ground is eliminated by carefully clocking field effect transistors within the driver circuit. By using bootstrapping techniques, the output of the circuit approaches V.sub.DD. Two of the high speed, low power driver circuits are combined to drive a ratioless output circuit in order to provide an output buffer circuit having a TTL compatible output.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully