Digital implementation of parity monitor and alarm
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 22, 1981
Grant Date -
N/A
app pub date -
May 22, 1979
filing date -
May 22, 1979
priority date (Note) -
Expired
status (Latency Note)
Importance
Loading Importance Indicators... 
Abstract
A digital bit error violation rate circuit monitors the bit error integrity of a data stream and generates an alarm if the bit error rate exceeds an established bit error integrity threshold.
Loading the Abstract Image...
OK
First Claim
Family
Loading Family data...
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully