CMOS P-Well selective implant method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4306916
SERIAL NO

06077383

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a complementary metal-oxide-silicon (CMOS) integrated circuit device by forming a composite layer of oxide and nitride on the surface of a silicon substrate defined into predetermined areas for the subsequent formation of transistors, masking the substrate to expose preselected areas for P-wells, ion implanting P-type material in the exposed areas to form P-wells so that a relatively high doping level is provided to a greater depth around composite areas within the P-wells areas and a relatively lower doping level is established under the composite layer areas with the P-wells. The ion implantation of P-type material may be accomplished in either a single stage or a two stage procedure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • AMERICAN MICROSYSTEMS, INC.

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Meuli, William Sunnyvale, CA 2 45
Shiota, Philip S Saratoga, CA 4 68
Wollesen, Donald L Saratoga, CA 52 1657

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation