Framing circuit for digital receiver

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4316285
SERIAL NO

06186404

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The possibility of framing a receiver on a false pattern either generated, for example, by a data subscriber, or simply one statistically occurring in the normal digital transmission is minimized by employing a cyclical-redundancy-check (CRC). Bits of a presently received time division signal are compared to bits of a CRC code word generated from the last previously received block of bits of the time division signal to generate error indications. When a predetermined number of CRC error indications is detected, i.e., loss of CRC, the framing bit pattern the receiver is synchronized with is considered a false pattern and reframing of the receiver is initiated. This process is iterated until no loss of CRC is detected for the framing bit pattern that the receiver is synchronized with. In a specific example, a 6-bit CRC code word is employed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • BELL TELEPHONE LABORATORIES, INCORPORATED

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bobilin, Richard T Fair Haven, NJ 1 59
Howson, Robert D Middletown, NJ 4 462

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation