Memory board automatically assigned its address range by its position

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4354258
SERIAL NO

06120469

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A subtractor circuit subtracts start address information supplied from address information to produce a logical address. An adder circuit adds the start address information to memory capacity information to form the start address of the succeeding memory board. When 0.ltoreq.output information from the subtraction circuit

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOKYO SHIBAURA DENKI KABUSHIKI KAISHA72 HORIKAWA-CHO SAIWAI-KU KASWASAKI-SHI KANAGAWA-KEN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sato, Fumitaka Ome, JP 79 1610

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation